14

13 1C

12 1Y

11 I 3C

10 3B

9 3A

8 3Y

Vcc

E OR M PACKAGE (TOP VIEW)

1A

1B 🛛

2B 🛛 4

2Y [ 6

GND 7

2A 🛛 3

2C 5

2

SCHS317-NOVEMBER 2002

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- **Balanced Propagation Delays**
- ±24-mA Output Drive Current - Fanout to 15 F Devices
- SCR Latchup-Resistant CMOS Process and **Circuit Design**
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

### description/ordering information

The CD74AC10 contains three independent 3-input NAND gates. This device performs the Boolean function  $Y = \overline{A \bullet B \bullet C}$  or  $Y = \overline{A} + \overline{B} + \overline{C}$  in positive logic.

TA PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING			
	PDIP – E	Tube	CD74AC10E	CD74AC10E		
–55°C to 125°C	to 125°C SOIC – M	Tube	CD74AC10M	AC10M		
	30IC - M	Tape and Reel	CD74AC10M96	ACTON		


#### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

> **FUNCTION TABLE** (each date)

	(eac	in yate)	
	INPUTS	OUTPUT	
Α	В	С	Y
н	Н	Н	L
L	Х	Х	н
Х	L	Х	н
х	Х	L	н

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SCHS317 - NOVEMBER 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): E package	80°C/W
M package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			$T_{A} = 25^{\circ}C \qquad \begin{array}{c} -55^{\circ}C \text{ to} \\ 125^{\circ}C \end{array}$		–40°C to 85°C		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V <sub>CC</sub> = 1.5 V	1.2		1.2		1.2		V
VIH	H High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		2.1		
		V <sub>CC</sub> = 5.5 V	3.85		3.85		3.85		
	L Low-level input voltage	V <sub>CC</sub> = 1.5 V		0.3		0.3		0.3	V
VIL		$V_{CC} = 3 V$		0.9		0.9		0.9	
		$V_{CC} = 5.5 V$		1.65		1.65		1.65	
٧ <sub>I</sub>	Input voltage		0	VCC	0	VCC	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current	$V_{CC}$ = 4.5 V to 5.5 V		-24		-24		-24	mA
IOL	Low-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		24		24		24	mA
Δt/Δv	Input transition rise or fall rate	$V_{CC}$ = 1.5 V to 3 V		50		50		50	ns/V
ΔυΔν		V <sub>CC</sub> = 3.6 V to 5.5 V		20		20		20	TIS/V

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS317-NOVEMBER 2002

PARAMETER	TEST CONDITIONS		Vcc	T <sub>A</sub> = 25°C	–55°C to 125°C	–40°C to 85°C	UNIT
				MIN MAX	MIN MAX	MIN MAX	
			1.5 V	1.4	1.4	1.4	
		I <sub>OH</sub> = -50 μA	3 V	2.9	2.9	2.9	
			4.5 V	4.4	4.4	4.4	
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -4 \text{ mA}$	3 V	2.58	2.4	2.48	V
	$I_{OH} = -24 \text{ mA}$ $I_{OH} = -50 \text{ mA}^{\dagger}$	I <sub>OH</sub> = -24 mA	4.5 V	3.94	3.7	3.8	
		5.5 V		3.85			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V			3.85	
		I <sub>OL</sub> = 50 μA	1.5 V	0.1	0.1	0.1	
			3 V	0.1	0.1	0.1	
			4.5 V	0.1	0.1	0.1	
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 12 mA	3 V	0.36	0.5	0.44	V
		I <sub>OL</sub> = 24 mA	4.5 V	0.36	0.5	0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$ $I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V		1.65		
			5.5 V			1.65	
Ц	$V_{I} = V_{CC} \text{ or } GND$		5.5 V	±0.1	±1	±1	μΑ
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V	4	80	40	μΑ
Ci				10	10	10	pF

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

## switching characteristics over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$ , $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C	–40°C to 85°C	UNIT
		(8611 61)	MIN MAX	MIN MAX	
<sup>t</sup> PLH		×	153	139	
<sup>t</sup> PHL	A, B, or C	T	153	139	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40°( 85°		UNIT
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH		×	4.3	17.1	4.4	15.5	
<sup>t</sup> PHL	A, B, or C	ľ	4.3	17.1	4.4	15.5	ns



SCHS317 - NOVEMBER 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40° 85°		UNIT
		(8611 81)	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH		×	3.1	12.2	3.1	11.1	
<sup>t</sup> PHL	A, B, or C	Ť	3.1	12.2	3.1	11.1	ns

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	50	pF



SCHS317-NOVEMBER 2002



PARAMETER MEASUREMENT INFORMATION

- F.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

## Figure 1. Load Circuit and Voltage Waveforms




MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

### N (R-PDIP-T\*\*)

16 PINS SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

/bì,

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




## **MECHANICAL DATA**

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

## D (R-PDSO-G\*\*) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated